

LMN7002KTFF 60V N-Channel Enhancement Mode MOSFET

Features

- 60V/0.5A, $R_{DS(ON)} = 3.0\Omega @ V_{GS} = 10V$
- 60V/0.4A, $R_{DS(ON)} = 4.0\Omega @ V_{GS} = 4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- ESD Protection (2KV) Diode design-in
- DFN1006-3L package design

These devices are particularly suited for low voltage power management, such as smart phone and notebook computer and other battery powered circuits, and low in-line power loss are needed in commercial industrial surface mount applications.


Product Description


LMN7002K, N-Channel enhancement mode MOSFET, uses Advanced Trench Technology to provide excellent $R_{DS(ON)}$, low gate charge.

Applications

- Drivers: Relays, Solenoids, Lamps, Hammers, Display, Memories, Transistors, etc.
- High saturation current capability.
- Direct Logic-Level Interface: TTL/CMOS
- Battery Operated Systems
- Solid-State Relays

Pin Configuration

LMN7002KTFF (DFN1006-3L)	
 Transparent Top Views	
Pin	Description
1	Gate
2	Source
3	Drain



Ordering Information

Part Number	P/N	PKG Code	Pb Free Code	Package	Quantity Reel
LMN7002KTFF	LMN7002K	TF	F	DFN1006-3L	10000 pcs

Marking Information

Part Marking	Part Number	LFC code
e WMM	e	WMM

Absolute Maximum Ratings

(T_A=25°C Unless otherwise noted)


Symbol	Parameter		Typical	Unit
V _{DSS}	Drain-Source Voltage		60	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Continuous Drain Current	T _A =25°C	0.27	A
		T _A =70°C	0.21	
I _{DM}	Pulsed Drain Current		0.90	A
P _D	Power Dissipation	T _A =25°C	0.35	W
		T _A =70°C	0.22	
T _J	Operating Junction Temperature Range		-55 to +150	°C
T _{STG}	Storage Temperature Range		-55 to +150	°C
R _{θJA}	Thermal Resistance-Junction to Ambient		357	°C/W

Electrical Characteristics


(T_A=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	60			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1.0		2.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			10	uA
I _{DSS}	Drain-Source Leakage Current	V _{DS} =48V, V _{GS} =0V			1	uA
		V _{DS} =48V, V _{GS} =0V, T _J =85°C			30	
R _{DS(on)}	Drain-Source On-Resistance	V _{GS} =10V, I _D =0.5A		1.9	3.0	Ω
		V _{GS} =4.5V, I _D =0.4A		2.4	4.0	
g _{FS}	Forward Transconductance	V _{DS} =10V, I _D =0.2A		0.5		S
V _{SD}	Diode Forward Voltage	V _{GS} =0V, I _S =0.5A		0.7	1.3	V
Dynamic						
C _{iSS}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		30		pF
C _{oSS}	Output Capacitance			8		
C _{rSS}	Reverse Transfer Capacitance			5		
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =4.5V, I _D =0.25A		500		pC
Q _{gs}	Gate-Source Charge			100		
Q _{gd}	Gate-Drain Charge			150		
t _{d(on)}	Turn-On Time	V _{DD} =30V, I _D =0.2A, V _{GS} =4.5V, R _L = 150Ω, R _G =10Ω		10	20	ns
T _r				35	50	
t _{d(off)}	Turn-Off Time			20	30	
T _f				40	60	


Typical Performance Characteristics




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current








Capacitance




Gate Charge



On-Resistance vs. Junction Temperature

Typical Performance Characteristics (continue.)

Source-Drain Diode Forward Voltage

On-Resistance vs. Gate-to-Source Voltage

Single Pulse Power

Safe Operating Area


Package Dimension
DFN1006-3L


Dimensions				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	0.450	0.550	0.018	0.022
A1	0.000	0.050	0.000	0.002
b	0.450	0.550	0.018	0.022
b1	0.100	0.200	0.004	0.008
C	0.120	0.180	0.005	0.007
D	0.950	1.050	0.037	0.041
E	0.550	0.650	0.022	0.026
E1	0.150	0.250	0.006	0.010
e	0.650 BSC		0.026 BSC	
L	0.200	0.300	0.008	0.012
L1	0.050 REF		0.002 REF	