

---

**LMN3136P 30V N-Channel MOSFETs**


---

**Features**

- 30V, 5.3A,  $R_{DS(ON)}=36m\Omega@V_{GS}=4.5V$
- Improved dv/dt capability
- Fast switching
- Suit for 2.5V Gate Drive Applications
- Green Device Available
- SOT-23 package design

**Product Description**

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This


advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are well suited for high efficiency fast switching applications.

**Applications**

- Notebook
- Load Switch
- LCD applications

**Pin Configuration**

LMN3136PJZF (SOT-23)	
	
PIN	Description
1	Gate
2	Source
3	Drain



**Ordering Information**

<u>LMN3136P</u>	<u>JZ</u>	<u>E</u>
LFC P/N	PKG code	Pb Free code

**Marking Information**

<u>P</u>	<u>XWMM</u>
Part Number	LFC code

Part Number	Package	Part Marking	Quantity
LMN3136PJZF	SOT-23	XWMM	3000pcs

**Absolute Maximum Ratings**

(T<sub>c</sub>=25°C Unless otherwise noted)

Symbol	Parameter	Typical	Unit	
V <sub>DS</sub>	Drain-Source Voltage	30	V	
V <sub>GS</sub>	Gate-Source Voltage	±12	V	
I <sub>D</sub>	Continuous Drain Current	TC=25°C	5.3	A
		TC=100°C	3.4	
I <sub>DM</sub>	Pulsed Drain Current <sup>1</sup>	21.2	A	
P <sub>D</sub>	Power Dissipation (T <sub>c</sub> =25°C)	1.56	W	
	Power Dissipation (Derate above 25°C)	0.012	W/°C	
T <sub>J</sub>	Operating Junction Temperature Range	-50 to +150	°C	
T <sub>STG</sub>	Storage Temperature Range	-50 to +150	°C	
R <sub>θJA</sub>	Thermal Resistance-Junction to Ambient	80	°C/W	







**Electrical Characteristics**




 (T<sub>A</sub>=25°C Unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	30			V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =1mA		0.06		V/°C
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	0.4	0.6	0.9	V
ΔV <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient			-3		mV/°C
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			± 100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	uA
		V <sub>DS</sub> =24V, V <sub>GS</sub> =0V, T <sub>A</sub> =125°C			10	
I <sub>S</sub>	Continuous Source Current	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current			5.3	A
I <sub>SM</sub>	Pulsed Source Current				21.2	
R <sub>DS(on)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =-10.0V, I <sub>D</sub> =4A		31	36	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =3A		36	45	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =3A		7		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1.0A, V <sub>GS</sub> =0V			1	V
<b>Dynamic</b>						
Q <sub>g</sub>	Total Gate Charge <sup>2,3</sup>	V <sub>DS</sub> =10V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =4A		8.4	12	nC
Q <sub>gs</sub>	Gate-Source Charge <sup>2,3</sup>			1	2	
Q <sub>gd</sub>	Gate-Drain Charge <sup>2,3</sup>			2.2	4	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =10V, V <sub>GS</sub> =0V, f=1MHz		695	1000	pF
C <sub>oss</sub>	Output Capacitance			45	65	
C <sub>rss</sub>	Reverse Transfer Capacitance			36	50	
t <sub>d(on)</sub>	Turn-On Time <sup>2,3</sup>	V <sub>DD</sub> =10V, I <sub>D</sub> =1A, V <sub>GS</sub> =4.5V, R <sub>G</sub> =25Ω		4.5	9	ns
t <sub>r</sub>				13	25	
t <sub>d(off)</sub>	Turn-Off Time <sup>2,3</sup>			27	51	
t <sub>f</sub>				8.3	16	
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz		1.5	3	Ω

Note:

1. Repetitive Rating: Pulsed width limited by maximum junction temperature.
2. The data tested by pulsed, pulse width ≦ 300us, duty cycle ≦ 2%.
3. Essentially independent of operating temperature.

**Typical Performance Characteristics**

**Fig.1 Continuous Drain Current vs.  $T_C$** 

**Fig.2 Normalized  $R_{DS(on)}$  vs.  $T_J$** 

**Fig.3 Normalized  $V_{th}$  vs.  $T_J$** 

**Fig.4 Gate Charge Waveform**

**Fig.5 Normalized Transient Impedance**

**Fig.6 Maximum Safe Operation Area**

**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching Test Circuit & Waveforms**


**Package Dimension:**
**SOT-23**


Dimensions				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	0.900	1.200	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.100	0.035	0.039
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950 TYP		0.037 TYP	
e1	1.800	2.000	0.071	0.079
L	0.550REF		0.022REF	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	6°

**NOTICE:**

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.