

LMN6184JZF 60V N-Channel MOSFET

Features

- 60V, 2.8A, $R_{DS(ON)}$ =92m Ω @VGS=10V
- Improved dv/dt capability
- Fast switching
- 100% EAS guaranteed.
- Green Device Available
- SOT-23 package design

Product Description


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency fast switching applications.

Applications

- Motor Drive
- Power Tools
- LED Lighting

Pin Configuration





Ordering Information

Ordering Information						
Part Number	P/N	PKG code Pb Free code		Package	Quantity	
LMN6184JZF	LMN6184	JZ	F	SOT-23	3000 PCS	

Marking Information

Marking Information					
Part Marking	Part Number	LFC code			
S3XWM	S3	XWM			

Absolute Maximum Ratings

(T_C=25°C Unless otherwise noted)

Symbol	Parameter		Typical	Unit
V_{DSS}	Drain-Source Voltage		60	V
V_{GSS}	Gate-Source Voltage	Gate-Source Voltage		V
L	Continuous Drain Current ¹	T _A =25°C	2.8	Α
I _D		T _A =70°C	2.2	
I _{DM}	Pulsed Drain Current		10	A
P_D	Power Dissipation	T _A =25°C	1.4	W
		T _A =70°C	0.9	VV
Τ _J	Operating Junction Temperature		-55 to +150	°C
T _{STG}	Storage Temperature Range		-55 to +150	°C
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient ¹		90	°C /W

LMN6184JZF 2



Electrical Characteristics

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Static							
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0 V , I_D =250 u A	60			V	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250uA$	1		3	V	
I_{GSS}	Gate Leakage Current	$V_{DS}=0V$, $V_{GS}=\pm20V$			±100	nA	
	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V			1		
I_{DSS}		V_{DS} =48V, V_{GS} =0V,	48V, V _{GS} =0V,		10	uA	
		T _J =125°C			10		
Is	Continuous Source Current	$V_G=V_D=0V$,			6.1	Α	
I_{SM}	Pulsed Source Current	Force Current			24.4		
D	Drain-Source On-Resistance ²	V_{GS} =10V, I_D =3A		85	92	mO.	
$R_{DS(on)}$	Drain-Source On-Resistance	V_{GS} =4.5V, I_D =2A		90	100	mΩ	
g FS	Forward Transconductance	V_{DS} =10V, I_{D} =3A		3.6		S	
V _{SD}	Diode Forward Voltage	V _{GS} =0V, I _S =1A			1.2	V	
trr	Reverse Recovery Time	I _S =3A, V _{GS} =0V		25		nS	
Qrr	Reverse Recovery Charge	dl/dt=100A/µs		26		nC	
Dynamic							
Qg	Total Gate Charge)/ -40)/)/ -4.5)/		6			
Q_gs	Gate-Source Charge	V_{DS} =48V, V_{GS} =4.5V, I_{D} =3A		1.6		nC	
Q_{gd}	Gate-Drain Charge	ID-3A		3			
C _{iss}	Input Capacitance)/ OF)/)/ O)/		490			
Coss	Output Capacitance	$V_{DS}=25V$, $V_{GS}=0V$,		55		pF	
C _{rss}	Reverse Transfer Capacitance	f=1MHz		40		•	
t _{d(on)}				6		ns	
t _r	Turn-On Time ²	V _{DD} =30V, I _D =1A,		5			
t _{d(off)}	T 0"T' 2	V_{GS} =4.5V, R_{G} =6.8 Ω		16			
t _f	Turn-Off Time ²	, -		3			

LMN6184JZF



Typical Performance Characteristics




Fig 1. Typical Output Characteristics




Fig. 3 Gate Threshold Variation vs. TJ




Fig. 5 Diode Forward Voltage vs. Current




Fig. 2 On-Resistance Variation with TJ




Fig. 4 Gate Charge Waveform




Fig. 6 Typical Capacitance



Typical Performance Characteristics




Fig. 7 Maximum Safe Operation Area





Fig. 11 Transient Thermal Response

LMN6184JZF 5



Package Dimension:



Dimensions					
Symbol	Millimeters		Inches		
	Min	Max	Min	Max	
Α	0.90	1.20	0.035	0.043	
A1	0.00	0.10	0.000	0.004	
A2	0.90	1.10	0.035	0.039	
b	0.30	0.50	0.012	0.020	
С	0.08	0.15	0.003	0.006	
D	2.80	3.00	0.110	0.118	
E	1.20	1.40	0.047	0.055	
E1	2.25	2.55	0.089	0.100	
е	0.95 TYP		0.037 TYP		
e1	1.80	2.00	0.071	0.079	
L	0.55 REF		0.022 REF		
L1	0.30	0.50	0.012	0.020	
θ	0°	8°	0°	8°	

6



NOTICE

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.