

LMN3368ADF 30V N-Channel Enhancement Mode MOSFETs

Features

- $R_{DS(ON)} = 6m\Omega$ @ $V_{GS} = 10V$
- $R_{DS(ON)} = 9.8m\Omega$ @ $V_{GS} = 4.5V$
- TO-252 Package

Product Description

The N-Channel enhancement mode power field effect transistor is using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state


resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


The device is well suited for high efficiency fast switching applications.

Applications

- MB / VGA / Vcore
- POL Applications
- SMPS

Pin Configuration

LMN3368ADF (TO-252)	
	
PIN	Description
1	Gate
2	Drain
3	Source



Ordering Information

Part Number	Part Marking	Package	Quantity
LMN3368ADF	3368ADF	TO-252	2500 PCS

Marking Information

Part Marking	Package Code	Green Level:	Product Code:
3368ADF	1 is D for TO-252	2 is F for RoHS Compliant and Halogen Free	LMN3368ADF

Absolute Maximum Ratings

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Typical	Unit
V _{DSS}	Drain-Source Voltage	30	V
V _{GSS}	Gate-Source Voltage	±20	V
I _D	Continuous Drain Current ¹	T _A =25°C	A
		T _A =100°C	
I _{DM}	Pulsed Drain Current ²	180	A
I _{AS}	Single Pulse Avalanche Current, L = 0.5mH ³	12	A
E _{AS}	Single Pulse Avalanche Energy, L = 0.5mH ³	72	mJ
P _D	Power Dissipation ¹	T _A =25°C	W
		T _A =100°C	
T _J	Operating Junction Temperature	-55 to +150	°C
T _{STG}	Storage Temperature Range	-55 to +150	°C
R _{θJC}	Thermal Resistance-Junction to Case	3	°C/W

Note:

1. The maximum current rating is limited by P_D.
2. Repetitive Rating: Pulse width limited by maximum junction temperature.
3. EAS ratings are based on low frequency and duty cycles to keep T_J = +25°C.
4. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.

Electrical Characteristics

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1.2		2.5	
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	uA
R _{DS(on)}	Drain-Source On-Resistance	V _{GS} =10V, I _D =15A		4.2	6	mΩ
		V _{GS} =4.5V, I _D =10A		5.6	9.8	
V _{SD}	Diode Forward Voltage	I _S =20A, V _{GS} =0V			1.2	V
Dynamic						
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =15A		39		nC
Q _{gs}	Gate-Source Charge			7.6		
Q _{gd}	Gate-Drain Charge			7.2		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		2295		pF
C _{oss}	Output Capacitance			267		
C _{rss}	Reverse Transfer Capacitance			210		
t _{d(on)}	Turn-On Time	V _{DD} =15V, I _D =15A, V _{GS} =10V, R _G =3.3Ω		7.8		ns
t _r				15		
t _{d(off)}	Turn-Off Time			37		
t _f				11		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		1.7		Ω

Typical Performance Characteristics




Figure 1. Typical Output Characteristics




Figure 2. Drain-Source On-State resistance vs Drain Current




Figure 3. Drain-Source On-State Resistance vs Gate-Source Voltage




Figure 4. Drain-Source On-State Resistance vs Junction Temperature




Figure 5. Capacitance vs Drain-to-Source Voltage








Figure 6. Gate Charge

Typical Performance Characteristics(continue)

Figure 7. Maximum Safe Operating Area

Figure 8. Normalized Transient Thermal Resistance


Package Dimension:

TO-252

Package Dimension



Recommended Land Pattern



Dimensions				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	2.18	2.40	0.086	0.094
A1	0.00	0.15	0.000	0.006
b	0.64	0.90	0.025	0.035
c	0.40	0.89	0.016	0.035
c1	0.40	0.61	0.016	0.024
D	6.35	6.73	0.250	0.265
D1	4.95	5.46	0.195	0.215
D2	4.32	-	0.170	-
E	9.40	10.41	0.370	0.410
E1	5.97	6.22	0.235	0.245
E2	4.95	-	0.195	-
e	2.286BSC		0.090BSC	
L	1.40	1.77	0.055	0.070
L1	2.67	3.07	0.105	0.121
θ	0°	8°	0°	8°

NOTE:

DIMENSION D AND E1 DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.5mm PER INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.5mm PER SIDE.

NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.