

#### LMN3112DF 30V N-Channel MOSFET

#### **Features**

- 30V, 40A,  $R_{DS(ON)}=12m\Omega@V_{GS}=10V$
- Improved dv/dt capability
- Fast switching
- 100% EAS guaranteed
- Green Device Available

## **Product Description**


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency fast switching applications.

### **Applications**

- MB / VGA / Vcore
- DC-DC Converters
- Power Management Functions

## **Pin Configuration**





## **Ordering Information**

Ordering Information						
Part Number P/N PKG code Pb Free code Package					Quantity	
LMN3112DF	LMN3112	D	F	TO-252	2500 PCS	

## **Marking Information**

Marking Information				
Part Marking Part Number LFC cod				
3112D XWMMMM	3112D	XWMMMM		

## **Absolute Maximum Ratings**

(T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter		Typical	Unit
$V_{ extsf{DS}}$	Drain-Source Voltage	Drain-Source Voltage		V
$V_{GS}$	Gate-Source Voltage	Gate-Source Voltage		V
	Continuous Drain	T <sub>A</sub> =25°C	40	
I <sub>D</sub>	Current (T <sub>J</sub> =150°C)	T <sub>A</sub> =75°C	30	A
	Current (1)=150 C)	T <sub>C</sub> =25°C	11.8	
I <sub>DM</sub>	Pulsed Drain Current	Pulsed Drain Current <sup>1</sup>		Α
E <sub>AS</sub>	Single Pulse Avalanc	Single Pulse Avalanche Energy <sup>2</sup>		
Is	Continuous Source C	Continuous Source Current (Diode Conduction)		Α
P <sub>D</sub>	Power Dissipation	T <sub>A</sub> =25°C	2.5	
		T <sub>A</sub> =75°C	1.6	W
		T <sub>C</sub> =25°C	40.3	
TJ	Operating Junction Te	Operating Junction Temperature		°C
$T_{STG}$	Storage Temperature	Storage Temperature Range		°C
$R_{ heta JA}$	Thermal Resistance-Junction to Ambient		50	°C/W
$R_{ heta JC}$	Thermal Resistance-Junction to Case		3.1	°C/W

2



### **Electrical Characteristics**

### (T<sub>C</sub>=25°C Unless otherwise noted)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Static							
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}$ =0 $V$ , $I_D$ =250 $u$ A	30			V	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250uA$	1.2		2.5	V	
$I_{GSS}$	Gate Leakage Current	$V_{DS}$ =0 $V$ , $V_{GS}$ =±20 $V$			±100	nA	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =30V, $V_{GS}$ =0V			1	uA	
В	Dunin Course On Besisteness	$V_{GS}$ =10 $V$ , $I_D$ =10 $A$		9.8	12	mO	
$R_{DS(on)}$	Drain-Source On-Resistance <sup>3</sup>	$V_{GS}$ =4.5 $V$ , $I_{D}$ =5 $A$		15.7	18	mΩ	
<b>g</b> FS	Forward Transconductance	$V_{DS}$ =10V, $I_{D}$ =3A			10	S	
V <sub>SD</sub>	Diode Forward Voltage <sup>3</sup>	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.7	1	V	
		Dynamic					
$Q_g$	Total Gate Charge <sup>3,4</sup>	\/ -45\/ \/ -45\/		8		nC	
$Q_gs$	Gate-Source Charge <sup>3,4</sup>	$V_{DS}$ =15V, $V_{GS}$ =4.5V, $I_{D}$ =12.5A		4			
$Q_gd$	Gate-Drain Charge <sup>3,4</sup>	ID-12.5A		2			
C <sub>iss</sub>	Input Capacitance	\/ -45\/ \/ -0\/		1040			
Coss	Output Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		445		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	I-TIVITZ		40			
t <sub>d(on)</sub>	Turn-On Time <sup>3,4</sup>			10			
t <sub>r</sub>	Rise Time <sup>3,4</sup>	$V_{DD}$ =15V, $I_{D}$ =12.5A,		9			
t <sub>d(off)</sub>	Turn-Off Time <sup>3,4</sup>	$V_{GS}$ =10 $V$ , $R_{G}$ =6 $\Omega$		24		ns	
t <sub>f</sub>	Fall Time <sup>3,4</sup>			8			
$R_g$	Gate Resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, $f$ =1MHz		1		Ω	

#### Note:

- 1. Repetitive Rating: Pulsed width limited by maximum junction temperature.
- 2. VDD=15V, VGS=10V, L=0.1mH, IAS=13A, Starting TJ=25°C.
- 3. The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%.
- 4. Essentially independent of operating temperature.



## **Typical Performance Characteristics**






Fig. 3 Typical On-Resistance vs ID and VGS




Figure. 5 On-Resistance Variation with TJ




Fig. 2 Typical Transfer Characteristics




Fig. 4 Typical Transfer Characteristic




Fig. 6 Diode Forward Voltage vs. Current



## **Typical Performance Characteristics(continue)**




Fig. 7 Typical Capacitance





Fig. 8 Gate Charge



### **Package Dimension:**

# TO-252(AA)



THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENDIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMS OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURSS, GATE BURS AND INTETLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.


DIMENSION D DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15mm PER DNE. DIMENSION E1 DOES NOT INCLUDE MOLD FLASH, PROTRUSION. OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL EXCEED 0.15mm INCHES PER DNE.


Dimensions					
Symbol	Millimeters		Inches		
	Min	Max	Min	Max	
Α	2.18	2.40	0.086	0.094	
A1	0.00	0.15	0.000	0.006	
b	0.64	0.90	0.025	0.035	
b1	0.76	1.14	0.030	0.045	
С	0.40	0.89	0.016	0.035	
c1	0.40	0.61	0.016	0.024	
D	6.35	6.73	0.250	0.265	
D1	4.95	5.46	0.195	0.215	
D2	4.32	-	0.170	-	


LMN3112D




# TO-252(AB)









DIMENSION D DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15mm PER DNE. DIMENSION E1 DOES NOT INCLUDE MOLD FLASH, PROTRUSION. OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL EXCEED 0.15mm INCHES PER DNE.

	Dimensions					
Symbol	Millimeters		Inches			
Symbol	Min	Max	Min	Max		
Α	2.18	2.40	0.086	0.094		
A1	0.00	0.15	0.000	0.006		
b	0.64	0.90	0.025	0.035		
b1	0.76	1.14	0.030	0.045		
С	0.40	0.89	0.016	0.035		
c1	0.40	0.61	0.016	0.024		
D	6.35	6.73	0.250	0.265		
D1	4.95	5.46	0.195	0.215		
D2	4.32	-	0.170	-		
E	9.40	10.41	0.370	0.410		
E1	5.33	5.80	0.210	0.228		
E2	4.57	-	0.180	-		
е	2.286 BSC		0.090 BSC			
L	1.40	1.78	0.055	0.070		
L1	2.40	3.00	0.094	0.118		
L2	-	1.20	-	0.047		
θ	0°	8°	0°	8°		

**LMN3112D** 



#### NOTICE

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.