

#### LMN3106ZF 30V N-Channel MOSFETs

#### **Features**

- $30V,54A, R_{DS(ON)} < 6m\Omega@V_{GS} = 10V$
- High Power and current handing capability
- Lead Free and Green Devices Available
- DFN3x3-8L package design

### **Product Description**


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are well suited for high efficiency fast switching applications.

### **Applications**

- MB / VGA / Vcore
- POL Applications
- SMPS 2nd SR

### **Pin Configuration**







### **Ordering Information**

Ordering Information						
Part Number	P/N	PKG code	Pb Free code	Package	Quantity	
LMN3106ZF	LMN3106	Z	F	DFN3x3-8L	5000 PCS	

# **Marking Information**

Marking Information				
Part Marking	Part Number	LFC code		
3106AZF XWMMMM	3106AZF	XWMMMM		

# **Absolute Maximum Ratings**

(T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter		Typical	Unit
$V_{DS}$	Drain-Source Voltage	Drain-Source Voltage		V
$V_{GS}$	Gate-Source Voltage	Gate-Source Voltage		V
I <sub>D</sub>	Continuous Drain Cur	T <sub>C</sub> =25°C¹	54	Λ
	Continuous Drain Curren	T <sub>C</sub> =70°C	43	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	Pulsed Drain Current <sup>2</sup>		A
E <sub>AS</sub>	Avalanche Energy, Si	Avalanche Energy, Single pulse 3		mJ
P <sub>D</sub>	Power Dissination L	T <sub>C</sub> =25°C	26.6	W
		T <sub>C</sub> =70°C	17.1	VV
TJ	Operating Junction Te	Operating Junction Temperature		°C
T <sub>STG</sub>	Storage Temperature	Storage Temperature Range		°C
$R_{ heta JC}$	Thermal Resistance-	Thermal Resistance-Junction to Case		°C/W

#### Note:

- 1. The maximum current rating is package limited.
- $2. \ Repetitive \ Rating: Pulse \ width \ limited \ by \ maximum \ junction \ temperature.$
- 3. EAS condition: TJ=25°C,  $V_{DS}$ =30V,  $V_{GS}$ =10V,  $R_{G}$ =25 $\Omega$ , L=0.5mH, Ipeak=24A.




### **Electrical Characteristics**


(T<sub>C</sub>=25°C Unless otherwise noted)


Symbol	Parameter	Conditions	Mi n	Тур	Max	Unit	
	Static						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}$ =0 $V$ , $I_D$ =250 $u$ A	30			V	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $ID=250uA$	1.0		2.5	V	
I <sub>GSS</sub>	Gate Leakage Current	$V_{DS}=0V$ , $V_{GS}=\pm20V$			±100	nA	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =30V, $V_{GS}$ =0V			1	uA	
В	Drain-Source On-Resistance <sup>3</sup>	$V_{GS}$ =10 $V$ , $I_D$ =20 $A$		4.8	6	mO	
$R_{DS(on)}$		$V_{GS}$ =4.5 $V$ , $I_D$ =10 $A$		6.9	9	mΩ	
$V_{SD}$	Diode Forward Voltage <sup>3</sup>	I <sub>S</sub> =2A, V <sub>GS</sub> =0V			1	V	
	Gate charge characteristics						
$Q_g$	Total Gate Charge <sup>3,4</sup>			16.7		nC	
$Q_gs$	Gate-Source Charge <sup>3,4</sup>	$V_{DS}$ =15 $V$ , $I_{D}$ =9 $A$		2.2			
$Q_gd$	Gate-Drain Charge <sup>3,4</sup>			3.5			
-	Dynamic characteristics						
C <sub>iss</sub>	Input Capacitance	\/ -45\/ \/ -0\/		1155			
Coss	Output Capacitance	$V_{DS}$ =15V, $V_{GS}$ =0V, f=1MHz		456		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	I−IIVI∏Z		72		-	
t <sub>d(on)</sub>	Turn-On Time			3.5			
t <sub>r</sub>	Rise Time	$V_{DD}$ =15V, $I_D$ =9A,		5.5		20	
t <sub>d(off)</sub>	Turn-Off Time	$V_{GS}$ =10V, $R_{G}$ =3 $\Omega$		13.5		ns	
t <sub>f</sub>	Fall Time			4.6			





## **Typical Performance Characteristics**














V<sub>GS(TH)</sub>, GATE THRESHOLD VOLTAGE (V) 2.2 1.8  $I_D = 1mA$ 1.6 1.4 I<sub>D</sub> = 250μA 1.2 1 0.8 0.6 0.4 -50 25 125 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 5. On-Resistance Variation with Temperature

Figure 6. Gate Threshold Variation vs. TJ

2.4



### **Typical Performance Characteristics(continue)**




Figure 7. Diode Forward Voltage vs. Current




Figure 8. Capacitance




Figure 9. Gate Charge Waveform




Figure 10. Maximum Safe Operating Area





Figure 11. Normalized Transient Thermal Resistance



### **Package Dimension:**

# DFN3X3-8L



**BACKSIDE VIEW** 



DIMENSION D AND E1 DOES NOT INCLUDE MOLD FLASH,PROTRUSIONS OR GATE BURRS.MOLD FLASH,PROTRUSIONS OR GATE BURRS SHALL HOT EXCEED 0.5mm PER INTERLEAD FLASH OR PROTRUSIOB SHALL NOT EXCEED 0.5mm PER SIDE.

Dimensions					
Cumbal	Millimeters		Inches		
Symbol	Min	Max	Min	Max	
Α	0.70	0.90	0.028	0.035	
A1	0.00	0.05	0.000	0.002	
b	0.24	0.37	0.009	0.015	
С	0.10	0.25	0.004	0.010	
D	2.90	3.25	0.114	0.128	
D1	2.35	2.60	0.093	0.102	
E	3.05	3.45	0.120	0.136	
E1	2.90	3.20	0.114	0.126	
E2	1.35	2.00	0.053	0.079	
E3	0.30	0.60	0.012	0.024	
е	0.65BSC		0.026BSC		
L	0.02	0.2	0.001	0.008	
L1	0.28	0.5	0.011	0.020	
L2	-	0.15	-	0.006	



#### NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.