

### LMP02P15JZF 150V P-Channel MOSFET

#### **Features**

- -150V/-1A,  $R_{DS(ON)}$ <750m $\Omega$ @ $V_{GS}$ =-10V
- Fast switching
- Improved dv/dt capability
- Green Device Available
- SOT-23 package design

### **Product Description**

These P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been


especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency fast switching applications.

### **Applications**

- Networking
- Load Switch
- LED Application

# **Pin Configuration**





## **Ordering Information**

Ordering Information					
Part Number	P/N	PKG code	Pb Free code	Package	Quantity
LMP02P15JZF	LMP02P15	JZ	F	SOT-23	3000

## **Marking Information**

Marking Information				
Part Marking	Part Number	LFC code		
25PXW	25P	XW		

# **Absolute Maximum Ratings**

(T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter	Typical	Unit	
V <sub>DS</sub>	Drain-Source Voltage	-150	V	
$V_{GS}$	Gate-Source Voltage	±20	V	
I <sub>D</sub>	Drain Current- Continuous (Tc=25°C)	-1	А	
10	Drain Current- Continuous (Tc=100°C)	-0.63	Α	
I <sub>DM</sub>	Drain Current- Pulsed <sup>1</sup>	-4	Α	
	Power Dissipation (Tc=25°C)	1.56	W	
P <sub>D</sub>	Power Dissipation –Derate above 25°C	0.012	W/°C	
TJ	Operating Junction Temperature Range	-50 to 150	°C	
Tstg	Storage Temperature Range	-50 to 150	°C	
Reja	Thermal Resistance-Junction to ambient	80	°C/W	

LMP02P15JZF 2



### **Electrical Characteristics**

### (T<sub>C</sub>=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Static					
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V,I <sub>D</sub> =250uA	- 150			V	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> ,I <sub>D</sub> =-250uA	-2	3	-4		
Igss	Gate-Source Leakage Current	V <sub>DS</sub> =0V,V <sub>GS</sub> =±20V			±100	nA	
I <sub>DSS</sub>	Drain-Source	V <sub>DS</sub> =-150V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C			-1	μА	
.500	Leakage Current	V <sub>DS</sub> =-120V,V <sub>GS</sub> =0V,T <sub>J</sub> =125°C			-10		
R <sub>DS(on)</sub>	Drain-Source On-	V <sub>GS</sub> =-10V,I <sub>D</sub> =-1A		650	800	mΩ	
1 100(011)	Resistance	V <sub>GS</sub> =-6V,I <sub>D</sub> =-0.5A		700	950	11132	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-1A,V <sub>GS</sub> =0V, T <sub>J</sub> =25°C			-1	V	
ls	Continuous Source Current	V <sub>GS</sub> =V <sub>D</sub> =0V,Force Current			-1	А	
Ism	Pulsed Source Current				-2	Α	
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> =-10V,I <sub>D</sub> =1A		2		S	
Rg	Gate resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, F=1MHz		30	60	Ω	
		Dynamic					
Ciss	Input Capacitance			430	700		
$C_{oss}$	Output Capacitance	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, F=1MHz		38	60	pF	
$C_{rss}$	Reverse Transfer Capacitance			28	56	'	
Qg	Total Gate Charge <sup>2,3</sup>			4.4	8		
$Q_{gs}$	Gate-Source Charge <sup>2,3</sup>	V <sub>DS</sub> =-75V, V <sub>GS</sub> =10V, I <sub>D</sub> =-1A		0.7	2	nC	
$Q_gd$	Gate-Drain Charge <sup>2,3</sup>			1.5	3		
$t_{d(on)}$	Turn-On Time <sup>2,3</sup>	– V <sub>DD</sub> =-75V, V <sub>GS</sub> =-10V, R <sub>G</sub> =10Ω, I <sub>D</sub> =-		12.5	20	- ns	
tr				8.9	18		
$t_{\text{d(off)}}$	Turn-Off Time <sup>2,3</sup>	1A		17.3	36	113	
t <sub>f</sub>				11.5	24	<u>2</u> 4	

#### Note:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
- 2. The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%.
- 3. Essentially independent of operating temperature.



Nonnalized Gate Threshold Voltage (-V)

1.3

1.1

0.9

0.5

### **Typical Performance Characteristics**





Fig.1 Continuous Drain Current vs. Tc



Fig.3 Normalized Vth vs. TJ



T<sub>J</sub>, Junction Temperature (°C)

Fig.5 Normalized Transient Impedance




Fig.2 Continuous Drain Current vs. Tc




Fig.4 Gate Charge Waveform




Fig.6 Maximum Safe Operation Area



## **Typical Performance Characteristics(continue)**





Fig.7 Switching Time Waveform

Fig.8 Gate Charge Waveform

# Package Dimension:





LMP02P15JZF 5



Dimensions					
	Millimeters		Inches		
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.900	1.150	0.035	0.045	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.050	0.035	0.041	
b	0.300	0.500	0.012	0.020	
С	0.080	0.150	0.003	0.008	
D	2.800	3.000	0.110	0.006	
E	1.200	1.400	0.047	0.118	
E1	2.250	2.550	0.089	0.055	
е	0.950 (TYP)		0.037 (TYP)		
e1	1.800	2.000	0.071	0.079	
L	0.55(REF)		0.028 (REF)		
L1	0.300	0.500	0.012	0.020	
θ	0°	8°	0°	8°	

#### NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.