

LMP3825EJZF 30V P-Channel MOSFET

Features

- -20V/-0.5A, R_{DS(ON)}<2500mΩ@V_{GS}=-4.5V
- -20V/-0.2A, R_{DS(ON)}<2900mΩ@V_{GS}=-2.5V
- -20V/-0.1A, R_{DS(ON)}<5000mΩ@V_{GS}=-1.8V
- Low-Voltage Operation
- High-Speed Circuits
- ESD Protection
- SOT-23 package design

Product Description


LMP3825EJZF, P-Channel enhancement mode

Pin Configuration

MOSFET, uses Advanced Trench Technology to provide excellent $R_{DS(ON)}$, low gate charge.

These devices are particularly suited for low voltage power management, such as smart phone and notebook computer, and low in-line power loss are needed in commercial industrial surface mount applications. **Applications**

- Drivers, Relays, Solenoids, Lamps, Hammers
- Battery Operated Systems
- Power Supply Converter Circuits
- Load/Power Switching Smart Phones, Pagers





Ordering Information

Ordering Information					
Part Number	P/N	PKG code	Pb Free code	Package	Quantity
LMP3825EJZF	LMP3825E	JZ	F	SOT-23	3000

Marking Information

Marking Information					
Part Marking	Part Number	LFC code			
5XM	5	XM			

Absolute Maximum Ratings

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Typical	Unit	
V _{DSS}	Drain-Source Voltage		-30	V
V _{GSS}	Gate-Source Voltage		±10	V
ID		T _A =25°C	-0.41	А
_	Continuous Drain Current ²	T _A =70°C	-0.32	
I _{DM}	Pulsed Drain Current		-1.7	A
PD	Power Dissipation ²	T _A =25°C	0.63	W
Reja	Thermal Resistance Junction to ambient ¹		348	°C/W
Reja	Thermal Resistance Junction to ambient ²		200	°C/W
TJ	Operating Junction Temperature Range		-55 to +150	°C
Tstg	Storage Temperature Range		-55 to +150	°C

Note1. Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout. Note2. Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.




Electrical Characteristics

(T_C=25°C Unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit.	
		Static					
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-30			V	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250uA	-0.4		-1.0	- V	
lgss	Gate Leakage Current	V _{DS} =0V, V _{GS} =±10V			±10	uA	
IDSS	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V			-1	uA	
	Drain-Source On-Resistance	V _{GS} =-4.5V, I _D =-0.5A		1.5	2.5	Ω	
R _{DS(on)}	Drain-oodroe on-resistance	V _{GS} =-2.5V, I _D =-0.2A		1.9	2.9		
120(0.1)		V _{GS} =-1.8V, I _D =-0.1A		2.4	5.0		
g fs	Forward Transconductance	V _{DS} =-10V, I _D =-0.25A		600		mS	
Vsd	Diode Forward Voltage	I _S =-0.5A, V _{GS} =0V			1.3	V	
		Dynamic					
Qg	Total Gate Charge	V _{DS} =-15V, V _{GS} =-4.5V, I _D =-		1.0			
Qgs	Gate-Source Charge			0.2		nC	
Q_{gd}	Gate-Drain Charge	V _{DS} =-15V, V _{GS} =-8V, I _D =- 1A		0.1			
Ciss	Input Capacitance	V_{DS} =-15V, V_{GS} =0V		54			
C_{oss}	Output Capacitance	f=1MHz		10. 9		pF	
Crss	Reverse Transfer Capacitance			5.8		⁻ .	
t _{d(on)}		V_{DD} =-10V, R_L =47 Ω , I_D =-		3.8			
tr	- Turn-On Time	0.2A, V _{GEN} =-4.5V,		11		1	
t _{d(off)}	Turne Off Times	R _G =10Ω		45	l I	ns	
tr	Turn-Off Time			20			



Typical Performance Characteristics





LMP3825EJZF

Notice: The information in this document is subject to change without notice.



Typical Performance Characteristics(continue)








Fig. 8 Diode Forward Voltage vs. Current





Fig. 11 Transient Thermal Response

LMP3825EJZF



Package Dimension:



Dimensions					
	Millimeters Inches			hes	
Symbol	Min	Мах	Min	Мах	
Α	0.75	1.17	0.030	0.046	
A1	0.01	0.15	0.000	0.006	
A2	0.70	1.02	0.028	0.040	
b	0.30	0.50	0.012	0.020	
С	0.08	0.20	0.003	0.008	
D	2.80	3.04	0.110	0.120	
E	2.10	2.64	0.083	0.104	
E1	1.20	1.40	0.047	0.055	
е	0.95 BSC		0.037 E	BSC	
e1	1.90 BSC		0.075 E	BSC	
L	0.3	0.6	0.012	0.024	
θ	0°	8°	0°	8°	



NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.