

EMI Reduction Oscillator

Features

- FCC approved method of EMI attenuation
- Proprietary "Sa⊕ic™" technology
- Supply voltage 1.65V~3.63V
- Frequency range 1~125Mhz
- Output Multiple Deviation Selections
- Minimum frequency deviation selection capability
- Pin1 modes: Spread disable
- Package QFN:3.2x2.5mm

Table1. Electrical Characteristics

Applications

- SATA, Ethernet, PCI express, Video, Wireless Computing, Storage, Networking, Telecom,
- Industrial Control

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Condition	
Output Frequency Range	F	1	100	125	MHz	VDD=1.8V	
Frequency Stability	F_stab	-20		+20	PPM	Inclusive of initial tolerance at 25 °C, and variations over operating temperature, rated power supply voltage and load.	
Operating Temperature Range	T_use	-40		+85	°C		
Supply Volage	Vdd	1.65	1.8-3.3	3.63	V		
Current Consumption	ססן	-		28	mA	No load condition, f=100MHz, VDD =1.8V	
OE mode disable current	l_od			18	mA	When OE=GND, output is Pulled Down	
Duty Cycle	DC	45		55	%	Please refer figure 2	
Rise/Fall Time	Tr, Tf		1.5		nS	15pF load, 10%~90% VDD, high drive (VDD =1.8V)	
Output Voltage High	Vон	Vdd -0.4	-	-	Vdd	- Ioн=-4mA, Io∟=4mA, Standard Drive	
Output Voltage Low	Vol	-	-	0.4	Vdd		
Input Voltage High	Vін	70%	-	-	Vdd	Pin1, OE	
Input Volage Low	VIL	-	-	30%	Vdd	Pin1, OE	
Startup Time	T_start	-	5	7	mS	Measure from the time VDD reaches its rated minimum value.	
PK-PK Period Jitter	T_jitt	-	200	350	pS	F=100MHz, VDD =1.8V	
First year Aging	F_aging	-1.5		+1.5	PPM	- 25 ℃	
10-year Aging		-5		+5	PPM		



Table2. Pin Configuration

Pin	Symbol		Functionality	
1	SSEN	Input	Modulation Output Clock Mode Enable Pin H (Logic "1"): Enable L (Logic "0"): Disable	
2	GND	Power	Electrical ground	
3	OUT	Output	Oscillator output	
4	VDD1	Power	Power supply voltage	
5	VDD2	Power	Power supply voltage	





Table3. Deviation select Table

Deviation Select	1	2	3	4
Deviation	-0.5%	±0.45%	-0.5%	±0.25%

Notes: Please refer to ordering information for deviation select.

Test Circuit and Waveform





Notes: Duty Cycle is computed as Duty Cycle = TH/Period.



Timing Diagram



Application Schematic



Remark: Footprint please refer page4.

Rev:1.4



Suggested reflow profile





evision History

Revision Number	Date of Release	Changes		
1.0	12/01/2023	Preliminary datasheet		
1.1	03/22/2024	Modify the marking		
1.2	12/06/2024	Add 3.3V application.		
1.3	01/06/2025	Add -0.5%, -0.9% deviation		
1.4	03/25/2025	Updated the pin functionality		