

1.65V – 3.6V, 1x Micro Deviation EMI Reduction IC

Features

- FCC approved method of EMI attenuation
- Proprietary “SaΦic™” technology, a non-PLL phase controlled active EMI management architecture
- Generates a 1X low EMI Phase Modulated replication of the input signal.
- Vdd 1.65V - 2.0V 20 MHz to 33 MHz
- Vdd 2.5V - 3.6V 20 MHz to 55 MHz
- Multiple Deviation Selections
- Minimum frequency deviation selection capability
- Power Down Mode
- 8-pin WDFN package
- Supports automotive reliability standard:
AEC-Q100 Grade 1 and Grade 2 certified

Product Description

The LX308 is a versatile 1x Active EMI management IC designed to provide system wide reduction of Electromagnetic Interference (EMI) and Radio Frequency Interference (RFI) from clock and data sources. The LX308 allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding and other passive


components that are traditionally required to pass EMI regulations.

The LX30x family of mobile active EMI management ICs is unique in it's design and is based on LFC's proprietary “SaΦic” phase controlled Active EMI management technology. This allows operation on aperiodic as well periodic signals. By the precise placement of the edges of the reconstructed input signal, the peak energy of the output is distributed over a wider and controlled energy band thereby significantly lowering system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. The LX308 has an input frequency range of 20 MHz to 55MHz over a wide voltage range of 1.65V to 3.6V. The device can be placed in a “power save mode” by setting the PDB pin to GND where in it draws typically 0.1uA and also sets the MODOUT pin to a High-Z state. The device has two “deviation control pins” SS1 and SS0 to allow flexibility and optimization of both EMI compliance as well as in system design. The device is available in an 8-pin WDFN package.


Applications

The LX308 is targeted towards mobile platforms such as cell phones, MIDs, Netbooks and other “power and space” sensitive applications.

Block Diagram



Pin Configuration



Pin Description

Pin#	Pin Name	Type	Description
1	XIN	I	Crystal Oscillator Input
2	XOUT	O	Crystal Oscillator Output
3	PDB	I	Power Down pin. Active Low. Forces MODOUT to High-Z
4	VSS	P	System ground reference input.
5	MODOUT	O	1X phase modulated buffered output.
6	SS0	I	Deviation Control Pin (refer Functionality Table) Internal Pull-Up Resistor. Recommend external Pull-Down Resistor 0Ω
7	SS1	I	Deviation Control Pin (refer Functionality Table) Internal Pull-Down Resistor. Recommend external Pull-Up Resistor 0Ω
8	VDD	O	System Power Supply pin

Operating Conditions

Parameter	Description	Min	Max	Unit
V _{DD(3.3V)}	Supply Voltage	1.65	3.6	V
T _A	Operating Temperature (Ambient Temperature)	-40	+125	°C
C _L	Load Capacitance		20	pF
C _{IN}	Input Capacitance		5	pF

Note : Please refer to ordering information for T_A

Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
V _{in}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
T _s	Max. Soldering Temperature (10 sec)	260	°C
T _J	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Note: These are stress ratings only and are not implied nor guaranteed for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

Functional Table

Vdd(V)	Freq. Range (MHz)	Freq. (MHz)	Deviation (%)							
			SS1	SS0	SS1	SS0	SS1	SS0	SS1	SS0
			0	0	0	1	1	0	1	1
1.8	20~33	20	±0.05		±0.10		±0.14		±0.18	
1.8		24	±0.06		±0.12		±0.15		-	
1.8		27	±0.07		±0.13		±0.13		-	
1.8		33	±0.08		-		-		-	
3.3	20~55	20	±0.04		±0.08		±0.10		±0.14	
3.3		24	±0.05		±0.10		±0.13		±0.16	
3.3		48	±0.10		±0.18		±0.22		-	
3.3		54	±0.12		±0.18		±0.21		-	

Note: Specified at VDD 1.8V/3.3V and room temperature. Frequency deviation can vary over voltage and temperature by +/-20%

DC Electrical Characteristics (3.3V +/-0.3V)

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V _{DD}	Supply Voltage		3.0	3.3	3.6	V
V _{IH}	Input HIGH Voltage		0.66*Vdd			V
V _{IL}	Input LOW Voltage				0.33*Vdd	V
I _{IH}	Input HIGH Current (pins 3/6/7)	V _{IN} = V _{DD}			10	µA
I _{IL}	Input LOW Current (pins 3/6/7)	V _{IN} = 0V			10	µA
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA	0.75*Vdd			V
V _{OL}	Output LOW Voltage	I _{OL} = +8mA			0.25*Vdd	V
I _{CC}	Static Supply Current	PDB = VSS		0.1	1.0	µA
I _{DD}	Dynamic Supply Current (SS1=1,SS0=1)	27 MHz	Unloaded	7.0	8.0	mA
			10 pF load	8.0	9.0	
Z _o	Output Impedance			25		Ω

Switching Characteristics (3.3V +/-0.3V)

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
INPUT	Input Frequency		20	24	55	MHz
MODOUT	Output Frequency		20	24	55	
T _d	Duty Cycle ^{1,2} = (t ₂ / t ₁) * 100	Measured at V _{DD} /2	45	50	55	%
t ₃	Output Rise Time ^{1,2}	Measured between 20% to 80%	0.6	1.5	2.5	nS
t ₄	Output Fall Time ^{1,2}	Measured between 80% to 20%	0.6	1.5	2.5	nS
t _j	Cycle-to-cycle jitter ²	Unloaded outputs 27 MHz		+/-250		pS

Notes:

1. All parameters specified with 27MHz without loaded outputs and VDD 3.3V.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production

DC Electrical Characteristics (1.8V +/-0.15V)


Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V _{DD}	Supply Voltage		1.65	1.8	1.95	V
V _{IH}	Input HIGH Voltage		0.66*V _{DD}			V
V _{IL}	Input LOW Voltage				0.33*V _{DD}	V
I _{IH}	Input HIGH Current (pins 3/6/7)	V _{IN} = V _{DD}			10	μA
I _{IL}	Input LOW Current (pins 3/6/7)	V _{IN} = 0V			10	μA
V _{OH}	Output HIGH Voltage	I _{OH} = -4mA	0.75*V _{DD}			V
V _{OL}	Output LOW Voltage	I _{OL} = +4mA			0.25*V _{DD}	V
I _{CC}	Static Supply Current	PDB = VSS		0.1	1.0	μA
I _{DD}	Dynamic Supply Current (SS1=1,SS0=0)	27 MHZ	Unloaded	3.0	4.0	mA
			10 pF load	3.5	4.5	
Z _o	Output Impedance			25		Ω

Switching Characteristics (1.8+/-0.15V)


Parameter	Description	Test Conditions	Min	Typ	Max	Unit
INPUT	Input Frequency		20	24	33	MHz
MODOUT	Output Frequency		20	24	33	
T _d	Duty Cycle ^{1,2} = (t ₂ / t ₁) * 100	Measured at V _{DD} /2	45	50	55	%
t ₃	Output Rise Time ^{1,2}	Measured between 20% to 80%	1.0	2.0	3.0	nS
t ₄	Output Fall Time ^{1,2}	Measured between 80% to 20%	1.0	1.8	3.0	nS
t _J	Cycle-to-cycle jitter ²	Unloaded outputs 27 MHz		+/-250		pS

Notes:


1. All parameters specified with 27MHz without loaded outputs and V_{DD}1.8V
2. Parameter is guaranteed by design and characterization. Not 100% tested in production



Application Schematic



Crystal Oscillator Circuit




$$CL=2x(Cp-Cs)$$

Cp: load capacitance of Crystal

Cs: Stray capacitance (PCB trace + Input cap. of IC)

Marking Information



XXX: Part Number

T: Temperature Grade


Y: Year of Production

WWW: Work Order No.

Ordering Information

Part Number	Temp. Indicator	Temp. Grade	Temp. Range	IC Marking	IC Package	Tape & Reel
LX308C	C	Commercial	0°~70° C	308C	WDFN 2mm x 2mm	4,000 pcs/Reel
LX308I	I	Industrial	-20°~85° C	308I		
LX308E	E	Automotive AEC-Q100 Grade 2	-40°~105° C	308E		
LX308A	A	Automotive AEC-Q100 Grade 1	-40°~125° C	308A		


Package Dimension WDFN (X208)



JEDEC OUTLINE	MO-229		
PKG CODE	WDFN (X208)		
SYMBOL	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.20	0.25	0.30
D	1.95	2.00	2.05
E	1.95	2.00	2.05
e	.5 BSC		
K	0.20	---	---

NOTES :

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

**RECOMMENDED
SOLDERING FOOTPRINT***


PAD SIZE	D2			E2			L			LEAD FINISH		JEDEC CODE	VDFN	WDFN	UDFN option 1	TDFN option 2
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF					
59*67* MIL	1.15	1.20	1.25	0.60	0.65	0.70	0.20	0.35	0.45	V	X	N/A	V	V	---	---

△ "*" 表示汎用字元, 此汎用字元可能被其它不同字元所取代, 實際的字元請參照bonding diagram所示。
 "*" is a universal character, which means maybe replaced by specific character, the actual character please refers to the bonding diagram.

Revision History

Revision Number	Date of Release	Changes
2.1	3/1/2019	1) Input frequency range 2) AC Characteristics 3) Device Marking Spec 4) Addition of AEC-Q100 Grade 1 & Grade 2
2.2	8/20/2019	1) Add +/- tolerance 0.05mm to package dimension D and E
2.3	11/26/2019	1) Deviation updates
2.4	7/16/2020	1) t3/t4 updates